# Design and Investigation of Gate-to-Gate Passive Interconnections for SFQ Logic Circuits 

Yoshihito Hashimoto, Shinichi Yorozu, Yoshio Kameda, Akira Fujimaki, Hirotaka Terai, and Nobuyuki Yoshikawa


#### Abstract

We have developed a method of designing single-fluxquantum (SFQ) logic circuits with passive gate-to-gate interconnections. Based on our method, we designed a $2 \times 2$ switch in which all the interconnections are implemented with passive transmission lines (PTLs) while short Josephson transmission line (JTL) segments are used only to adjust the signal timings. Compared with an identical switch using JTL interconnections, the switch using PTL interconnections has $45 \%$ fewer wiring junctions and requires $48 \%$ less wiring power current. The switch operated at 40 GHz with a bias margin of $\pm \mathbf{9 . 5 \%}$.


Index Terms-Integrated circuit, interconnection, passive transmission line, single-flux-quantum (SFQ), superconductor.

## I. Introduction

SINGLE-FLUX-QUANTUM (SFQ) logic circuits [1] can use two kinds of devices for interconnection: Josephson transmission lines (JTLs) and passive transmission lines (PTLs) such as microstrip lines. JTLs are generally used because they easily propagate SFQ pulses without reflections and they facilitate signal timing adjustment. However, since JTLs use Josephson junctions (JJs), they have a large propagation delay, and the powering current increases with the length. Moreover, the probability of timing errors due to process variations and thermal noise increases with the length. It is thus problematic to develop larger scale and/or higher speed SFQ circuits using only JTLs for interconnection.

These problems can be reduced by replacing JTLs with PTLs because PTLs do not use JJs except for the drivers and receivers [2]-[12]. PTLs support signal transmission at the speed of light, which is an order of magnitude faster than that of typical JTLs. Moreover, the powering current is independent of the length and is much lower than that of JTLs. The timing error probability is also expected to be much smaller than in JTLs. Thus, PTLs will be a key component in high-performance SFQ circuits.

[^0]Since the advantages of PTLs over JTLs become more visible with longer interconnections, one promising PTL application is the interconnection between SFQ circuit blocks separated by a long distance relative to the single-stage-JTL length. Considering this, we used PTLs in a $4 \times 4$ switch to connect greatly separated $2 \times 2$ switch blocks [11], [12]. However, the PTLs' contribution is generally very limited in such applications. In fact, we used only six PTLs; we still used JTLs within each $2 \times 2$ switch block.

To better utilize their advantages, we need to use PTLs more extensively. To do so, we developed a method of designing SFQ logic circuits using gate-to-gate passive interconnections. We also investigated basic properties of our driver and receiver when they were connected with very short PTLs. Using our method, we designed and demonstrated a $2 \times 2$ switch. We also compared the PTL-version $2 \times 2$ switch with a JTL version to examine the effectiveness of PTL interconnection. Circuits were fabricated using NEC's standard Nb process [13]. The critical current density of the junction was $2.5 \mathrm{kA} / \mathrm{cm}^{2}$.

## II. Design Method

## A. PTL-Connectable Logic Cell and Circuit Design Method

To enable us to use PTLs for gate-to-gate interconnections, we developed PTL-connectable logic cells that enable PTLs to be directly connected to the I/O ports. The main feature of our cell is that it has not only an input port but also an output port for the clock signal [Fig. 1(a)]. This feature is suitable for SFQ logic circuits in which clock-splitting is frequently used. An implementation of the PTL-connectable logic cell is shown in Fig. 1(b). The cell consists of a logic cell, PTL receivers, PTL drivers [9], and a splitter. The logic cell and splitter are elements of our standard cell library "CONNECT" [14]. We designed five PTL-connectable logic cells: D-flip-flop (DFF), AND, NOT, NDRO, and confluence buffer (CB). The CB is used as an asynchronous OR gate. Fig. 2 shows the PTL-connectable DFF as an example. We extracted the timing parameters of the designed cells by simulations (Table I). The cells were tested at low speed. The worst performing cell was the AND cell, which had a bias margin of $\pm 21.6 \%$. The best performing cell was the DFF cell, which had a bias margin of $\pm 29.6 \%$. The bias margin for correct operation for all cells was $\pm 17.0 \%$. Although further optimization may increase the bias margin, this level is acceptable as the first versions.

In actual circuit design, signal timing adjustments are needed. In our design method, the signal timings are adjusted by inserting JTL segments immediately after the receivers (Fig. 3). The receiver consists of a receiver stage followed by a buffer


Fig. 1. (a) General scheme of PTL-connectable logic cell and (b) its implementation. L, S, R, and D are logic cell, splitter, receiver, and driver, respectively.

(a)

(b)

Fig. 2. (a) Configuration and (b) layout of PTL-connectable DFF.

TABLE I
Timing Parameters of PTL-Connectable Logic Cells

| PTL-connectable <br> Logic Cell | clk in-clk out <br> $[\mathrm{ps}]$ | delay $^{\mathrm{a}}$ <br> $[\mathrm{ps}]$ | Setup <br> $[\mathrm{ps}]$ | Hold <br> $[\mathrm{ps}]$ |
| :--- | ---: | ---: | ---: | ---: |
| DFF | 20.2 | 31.7 | -8.1 | 8.1 |
| AND (ain) | 20.5 | 39.2 | -16.1 | 16.8 |
| $\quad$ (bin) | - | - | -15.0 | 15.5 |
| NOT | 20.5 | 36.0 | 6.2 | 10.9 |
| NDRO (set) | 20.3 | 33.5 | -11.4 | 11.6 |
| $\quad$ (reset) | - | - | 0.4 | -0.3 |
| CB |  | $\mathrm{N} / \mathrm{A}$ | 29.4 | $\mathrm{~N} / \mathrm{A}$ |

${ }^{\text {a }}$ Duration between clk in and dat out, for clocked cells. For CB, delay is the duration between dat in and dat out.

(a)

Fig. 3. Signal timing adjustment: (a) add delay to data and (b) add delay to clock. J denotes JTL segment.
stage [9]. Since the timing adjustment procedure is simply extending the receiver's buffer stage, it does not disturb the PTLconnectable logic cell's operation.

We also developed multiple-fanout PTL-connectable cells that have multiple data output ports or/and multiple clock output ports. These cells are implemented by inserting splitters in the PTL-connectable cells (Fig. 4).

Our method uses splitters within the PTL-connectable logic cells (Figs. 1 and 4) in contrast to the design methods reported in [5] and [6]. By doing so, we avoid using explicit PTL-connectable splitters which would add three more JJs (corresponding to a driver-receiver pair) for each signal splitting. Therefore, we can significantly reduce the number of JJs in SFQ logic circuits.

## B. PTL

Our standard fabrication process [13] has three Nb layers. The lowest Nb layer is used as the ground plane and the other two Nb layers are used for wiring. The PTL is formed with the lower wiring layer (Fig. 5). The PTL impedance is $2 \Omega$ and the width is


Fig. 4. Multiple-fanout cells. Cell having (a) two data output ports and (b) two clock output ports.


Fig. 5. Cross-section of PTL crossing. Numbers in parentheses denote thicknesses.
$34 \mu \mathrm{~m}$. At the PTL crossing, one of the PTLs is formed with the upper wiring layer (Fig. 5). The parasitic capacitance between crossing PTLs was estimated to be about 0.1 pF . Crosstalk between the crossing PTLs reduces the receiver's bias margin [10]. However, our recent measurements showed no serious degradation of the driver and receiver bias margins for up to four PTL crossings.

## III. Investigation of Driver and Receiver Connected With Short PTLs

To investigate our drivers and receivers connected with short PTLs, we designed six PTL ring oscillators with 4-mm-, 2-mm-, $1-\mathrm{mm}-, 400-\mu \mathrm{m}-, 200-\mu \mathrm{m}-$, and $20-\mu \mathrm{m}$-long PTLs. The circuit diagram and measurement procedure are described in [9]. We measured the bias margins of the driver-receiver pairs over a frequency range of $10-40 \mathrm{GHz}$. Fig. 6 shows the test results. The resonance frequency reasonably increased as the PTL length was decreased, and no degradation due to resonance was observed for PTLs shorter than 1 mm . These results demonstrated that our driver and receiver worked well even with very short "PTLs" that can be considered lumped elements.

We also numerically investigated dependence of propagation delay $t_{W}$ on PTL length. The propagation delay $t_{W}$ was defined as duration between driver's switching and receiver's switching (Fig. 7). Fig. 8 is the simulation result. For relatively short PTL lengths, $t_{W}$ nonlinearly depended on the PTL length. This is because the reflection at the receiver went back to the driver before the driver finished switching. The nonlinearity is clearer


Fig. 6. Measured bias margins for driver-receiver pairs. PTL lengths were (a) 4 mm , (b) 2 mm , (c) 1 mm , (d) $400 \mu \mathrm{~m}$, (e) $200 \mu \mathrm{~m}$, and (f) $20 \mu \mathrm{~m}$. Narrowest bias margin from 10 to 40 GHz is shown in each plot.


Fig. 7. Circuit simulated: (a) circuit diagram and (b) definition of propagation delay $t_{W}$. D and R are driver and receiver, respectively.
for lower bias currents, because the driver's switching delay increases as the bias current decreases. However, for bias currents equal to or larger than $-20 \%$ of the designed value, the linear fitting of $t_{W}$ approximates the simulation results with better than 0.42 -ps accuracy over the PTL length range of 0 to 3 mm . This means that for these bias values, we can use the following convenient approximation for the timing design in actual logic circuits, without significant errors even for very short "PTLs":

$$
\begin{equation*}
t_{W} \approx t_{0}\left(I_{B}\right)+l_{P} \tau_{P} \tag{1}
\end{equation*}
$$

where $\tau_{P}, l_{P}, t_{0}$, and $I_{B}$ are PTL delay per unit length, PTL length, the driver-receiver pair's switching delay when PTL length is zero, and bias current, respectively. In (1), only $t_{0}$ is dependent on bias current. $t_{0}$ extracted by the simulation is shown in Table II.


Fig. 8. Simulation result of PTL-length dependence of $t_{W}$ for various bias values. Linear fitting functions having slope of $8.4 \mathrm{ps} / \mathrm{mm}$ are also shown for bias values from -20 to $+30 \%$ of the designed value.

TABLE II
Dependence of $T_{0}$ on Bias Current

| Bias current $^{\mathrm{a}}$ | 0.8 | 0.9 | 1.0 | 1.1 | 1.2 | 1.3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $t_{0}[\mathrm{ps}]$ | 14.9 | 11.6 | 9.8 | 8.3 | 7.3 | 6.4 |

${ }^{\text {a }}$ Normalized by the designed value.

## IV. $2 \times 2$ Switch Using PTLs

## A. Design of the Switch

As an example, we applied our design method to a $2 \times 2$ switch circuit. The switch has two data inputs in0 and in1 and


Fig. 9. Circuit diagram of $2 \times 2$ switch circuit.


Fig. 10. Layout of $2 \times 2$ switch circuit designed using (a) JTL gate-to-gate interconnection and (b) PTL gate-to-gate interconnection. Circuit sizes were (a) $1080 \mu \mathrm{~m} \times 960 \mu \mathrm{~m}$ and (b) $1600 \mu \mathrm{~m} \times 800 \mu \mathrm{~m}$.
two data outputs out0 and outl (Fig. 9). The connection between the data inputs and data outputs is controlled by two control inputs set_cross and reset. If set_cross is input, the switch's function is set to "cross" and in0 and inl are routed to outl and out 0 , respectively. If reset is input, the switch's function is set to "bar" and in0 and inl are routed to out0 and outl, respectively. The switch circuit has 13 logic cells and three pipeline stages. Fig. 10(a) shows the layout of this switch designed using JTL interconnection [15]. The switch uses the concurrent-flow clocking scheme, and its correct operation was already demonstrated up to 40 GHz [15]. In this design, we set an interconnection constraint: the JTL interconnection from a logic cell to the


Fig. 11. Distribution of lengths of PTLs used in $2 \times 2$ switch.

TABLE III
COMPARISON OF PTL-VERSION $2 \times 2$ SWITCH With JTL-VERSION $2 \times 2$ SWITCH

|  | Logic | JTL | Splitter | D\&R $^{\mathrm{a}}$ | Inter- <br> connection | Total $^{\mathrm{c}}$ |
| :---: | ---: | ---: | ---: | :---: | ---: | :---: |
| JJ Number |  |  |  |  |  |  |
| JTL version | 126 | 381 | 52 | 0 | 433 | 559 |
| PTL version | 126 | 70 | 63 | 106 | 239 | 365 |
| Current [mA] |  |  |  |  |  |  |
| JTL version | 12.9 | 57.2 | 5.4 | 0 | 62.6 | 75.5 |
| PTL version | 12.9 | 10.7 | 6.3 | 15.6 | 32.6 | 45.5 |

${ }^{\text {a }}$ Number of JJs or current of driver-receiver pair.
${ }^{6}$ Number of JJs or current of JTL, splitter, and driver-receiver pair.
${ }^{\mathrm{c}}$ Total number of JJs or total current of entire circuit.
next-stage logic cell can only go to the right or up. Under this constraint, any JTL interconnection between two points had approximately the same length regardless of how it was routed. This simplified timing adjustment, enabling us to reduce the number of JJs needed for timing adjustments.

Fig. 10(b) shows the layout of the switch designed with PTL gate-to-gate interconnections. In this design, we imposed the same interconnection constraint as that used in the JTL version [Fig. 10(a)]. We used 34 PTLs with a maximum PTL length of $728 \mu \mathrm{~m}$ and a minimum one of $20 \mu \mathrm{~m}$. There were 37 PTL crossings with a maximum of three crossings per PTL. Fig. 11 shows the distribution of the length of PTLs used in the switch.

We compared the PTL-version switch [Fig. 10(b)] with the JTL-version [Fig. 10(a)] to examine the effectiveness of PTL interconnection. For interconnection of which the length is comparable to or shorter than the single-stage-JTL length (40 or $80 \mu \mathrm{~m}$ in our cell library), PTLs have disadvantages because of the driver/receiver overhead. In our switch, about $12 \%$ of the interconnection uses such short PTLs (Fig. 11). However, in the PTL version, the number of JJs and current used for interconnection were reduced to $55 \%$ and $52 \%$ of those of the JTL version, respectively, in spite of the driver/receiver overhead (Table III). Using PTLs is thus a promising way to reduce the powering current, which may induce magnetic fields that cause large-scale circuit errors [16], and to reduce the timing error probability due to process variation.


Fig. 12. (a) Circuit diagram and (b) microphotograph of fabricated test circuit for PTL-version $2 \times 2$ switch.


Fig. 13. Waveform of on-chip test for PTL-version $2 \times 2$ switch.

## B. Experimentation With the Switch

We carried out an on-chip test [17], [18] for the $2 \times 2$ switch. The test circuit (Fig. 12) consisted of the $2 \times 2$ switch (the circuit under test), 4-bit input shift registers (SRs), 4-bit output SRs, and a high-frequency clock generator (HFCG). Fig. 13 shows the waveform of the test. A test pattern $i n 0=(0101)$, in $1=(1011)$, set_cross $=(1000)$, and reset $=(0010)$ was written into the input SRs at low speed. Then, seven high-frequency clock pulses were generated by applying trig to the HFCG. With the seven clock pulses, the switch operated according to the test pattern, and the output of the switch was stored in the output SRs at high speed. Finally, the output data stored in the output SRs were read out at low speed. The test result was out $0=(1001)$ and out $1=(0111)$, which meant that the switch correctly routed the data inputs based on the control inputs. Note that in the output traces, either the rising edge or the falling edge corresponds to an observation of an SFQ pulse because we used T-flip-flop-based $\mathrm{SFQ} / \mathrm{dc}$ converters to detect SFQ pulses. This correct routing was observed up to 50 GHz . The clock frequency was estimated by simulating the HFCG with the bias current applied in the experiment. The measured bias margin was $\pm 9.5 \%$ at 40 GHz . The bias margin was limited by the NOT cell, which


Fig. 14. Layout of PTL-version $2 \times 2$ switch assuming our advanced multilayer fabrication process. Circuit size was $1040 \mu \mathrm{~m} \times 720 \mu \mathrm{~m}$.
had the narrowest timing margin: $\pm 4 \mathrm{ps}$ at 40 GHz . This test demonstrated the validity of our design.

## V. Discussion

The use of PTLs significantly reduces the number of JJs in SFQ logic circuits as explained in the previous section. However, this does not immediately mean that the use of PTLs will reduce the circuit area. In fact, the circuit area of the PTL-version $2 \times 2$ switch [Fig. 10(b)] was about 1.6 times that of the JTL version [Fig. 10(a)]. One reason for this drawback is the overhead of the driver and receiver. To reduce the overhead, we should reduce the number of JJs and the area of PTL-connectable logic cells. Another reason is the large area occupied by the PTL crossings. The crossing structure requires contact holes between the lower wiring layer and the upper wiring layer as shown in Fig. 5. As a result, the size of the PTL crossing became three times that of JTL crossing in our cell-based design. This
problem can be overcome, however, by increasing the number of Nb layers. Considering this, we have started developing an advanced multilayer fabrication process that has six Nb layers [19]. In this process, two Nb layers are available for PTLs and one Nb layer is available for the shield between PTLs. With this advanced process, we will be able to reduce the area for PTL crossing because contact holes will not be needed. Moreover, it will become possible to place PTLs above logic cells because we can place a shield between them. These improvements will significantly reduce the circuit area. Fig. 14 shows the layout of a PTL-version $2 \times 2$ switch designed with our advanced fabrication process. The circuit area is significantly reduced to $56 \%$ of that of the same circuit designed with our standard process [Fig. 10(b)]. The circuit area is about $72 \%$ of that of the JTL version [Fig. 10(a)]. Note that the PTL-connectable logic cells in Fig. 14 are the same as those in Fig. 10(b). By reducing the number of JJs and the area of these cells, we will be able to reduce the circuit area even further.

## VI. Conclusion

We developed a method of designing SFQ logic circuits with gate-to-gate passive interconnections. We determined the basic properties, such as bias margins and timing parameters, for the PTL-connectable logic cells and the driver-receiver pair. The validity of our design method was demonstrated through an on-chip test of a $2 \times 2$ switch. The use of gate-to-gate passive interconnection significantly reduces the number of JJs and current of SFQ logic circuits. A drawback of gate-to-gate passive interconnection is the larger area in comparison to that of JTL interconnection. However, the problem can be overcome by increasing the number of Nb layers.

## AcKNOWLEDGMENT

The authors thank Y. Kitagawa, M. Isaka, and A. Kamei for their assistance in fabrication. They are indebted to Prof. V. K. Semenov for his valuable discussions and suggestions.

## References

[1] K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction digital technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, Mar. 1991.
[2] S. V. Polonsky, V. K. Semenov, and D. F. Schneider, "Transmission of single-flux-quantum pulses along superconducting microstrip lines," IEEE Trans. Appl. Supercond., vol. 3, pp. 2598-2600, Mar. 1993.
[3] V. K. Semenov, A. I. Ryzhikh, and Y. A. Polyakov, "Decimation filters based on RSFQ logic/memory cells," Extended Abstracts ISEC'97, vol. 2, pp. 344-346, Jun. 1997.
[4] H. Suzuki, S. Nagasawa, H. Hasegawa, T. Hashimoto, K. Miyahara, and Y. Enomoto, "High frequency operation of JTL ring oscillator with a passive transmission line," IEEE Trans. Appl. Supercond., vol. 11, pp. 1082-1085, Mar. 2001.
[5] D. Y. Zinoviev, P. Bunyk, and P.-M. Koenig, "Passive interconnects: A revolutionary approach to RSFQ system design," Extended Abstracts ISEC'01, pp. 175-176, Jun. 2001.
[6] P. Bunyk, M. Leung, J. Spargo, and M. Dorojevets, "FLUX-1 RSFQ microprocessor: Physical design and test results," IEEE Trans. Appl. Supercond., vol. 13, pp. 433-436, Jun. 2003.
[7] Q. P. Herr, M. S. Wire, and A. D. Smith, "Ballistic SFQ signal propagation on-chip and chip-to-chip," IEEE Trans. Appl. Supercond., vol. 13, pp. 463-466, Jun. 2003.
[8] N. Joukov, Y. Hashimoto, and V. K. Semenov, "Matching josephson junctions with microstrip lines for SFQ pulses and weak signals," IEICE Trans. Electron., vol. E85-C, no. 3, pp. 636-640, Mar. 2002.
[9] Y. Hashimoto, S. Yorozu, Y. Kameda, and V. K. Semenov, "A design approach to passive interconnects for single flux quantum logic circuits," IEEE Trans. Appl. Supercond., vol. 13, pp. 535-538, Jun. 2003.
[10] Y. Hashimoto, S. Yorozu, H. Terai, and A. Fujimaki, "Measurement of crosstalk between crossing superconductor microstrip lines," Phys. C, vol. 392-396, pp. 1472-1477, 2003.
[11] Y. Hashimoto, S. Yorozu, Y. Kameda, A. Fujimaki, H. Terai, and N. Yoshikawa, "Demonstration of passive interconnection between single-flux-quantum circuit blocks," in Extended Abstracts ISEC2003, Sydney, NSW, Australia, Jul. 2003, PMo13.
[12] S. Yorozu, Y. Hashimoto, Y. Kameda, H. Terai, A. Fujimaki, and N. Yoshikawa, "A 40 GHz clock $160 \mathrm{~Gb} / \mathrm{s} 4 \times 4$ switch circuit using single flux quantum technology for high-speed packet switching systems," in Proc. IEEE 2004 Workshop High Performance Switching and Routing, Phoenix, AZ, Apr. 2004, pp. 20-23.
[13] S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield," IEEE Trans. Appl. Supercond., vol. 5, pp. 2447-2452, 1995.
[14] S. Yorozu, Y. Kameda, H. Terai, A. Fujimaki, Y. Yamada, and S. Tahara, "A single flux quantum logic cell library," Phys. C, vol. 378, pp. 1471-1474, 2002.
[15] Y. Kameda, S. Yorozu, and Y. Hashimoto, "A new automatic placement and routing design technology for large-scale single-flux-quantum logic circuits," in Extended Abstracts ISEC2003, Sydney, NSW, Australia, Jul. 2003, PMo18.
[16] H. Terai, Y. Kameda, S. Yorozu, A. Fujimaki, and Z. Wang, "The effects of DC bias current in large-scale SFQ circuits," IEEE Trans. Appl. Supercond., vol. 13, pp. 502-506, Jun. 2003.
[17] F. Kirichenko, O. A. Mukhanov, and A. Ryzhikh, "Advanced on-chip test technology for RSFQ circuits," IEEE Trans. Appl. Supercond., vol. 7, pp. 3438-3441, Jun. 1997.
[18] T. Yamada, A. Sekiya, A. Akahori, A. Fujimaki, H. Hayakawa, Y. Kameda, S. Yorozu, and H. Terai, "On-chip test of the shift register for high-end network switch based on cell-based design," Supercond. Sci. Technol., vol. 14, pp. 1071-1074, 2001.
[19] S. Nagasawa, K. Hinode, M. Sugita, T. Satoh, H. Akaike, Y. Kitagawa, and M. Hidaka, "Planarized multi-layer fabrication technology for LTS large-scale SFQ circuits," in Extended Abstracts ISEC2003, Sydney, NSW, Australia, Jul. 2003, PMo25.


Yoshihito Hashimoto received the M.S. degree in physics from Tohoku University, Sendai, Japan, in 1992.

In 1992, he joined NEC Corporation, where he has been engaged in the research of superconductor electronics. From 2000 to 2001, he was a Visiting Research Scientist at State University of New York at Stony Brook. He is currently with the Superconductivity Research Laboratory, International Superconductivity Technology Center, Ibaraki, Japan.

Mr. Hashimoto is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.


Shinichi Yorozu received the M.S. and Ph.D. degrees in applied physics from the University of Tokyo, Tokyo, Japan, in 1990 and 1993, respectively.

In 1993, he joined NEC Corporation, where he has been engaged in the research of superconducting electronics and systems. From 1997 to 1998, he was a Research Scientist at State University of New York at Stony Brook. Since 2002, he has been with the Superconductivity Research Laboratory, International Superconductivity Technology Center, Ibaraki, Japan.
Dr. Yorozu is a member of the Institute of Electronics, Information and Communication Engineers of Japan, the Physical Society of Japan, and the Japan Society of Applied Physics.


Yoshio Kameda received the M.S. degree in computer science from Tokyo Institute of Technology, Tokyo, Japan, in 1996 and the Ph.D. degree in advanced interdisciplinary studies from the University of Tokyo in 1999.

In 1999, he joined NEC Corporation, where he has been engaged in the research of superconducting electronics and systems. He is currently with the Superconductivity Research Laboratory, International Superconductivity Technology Center, Ibaraki, Japan.
Dr. Kameda is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.


Akira Fujimaki received the B.E., M.E., and Dr.Eng. degrees from Tohoku University, Sendai, Japan, in 1982, 1984, and 1987, respectively.

He was a Visiting Assistant Research Engineer with the University of California, Berkeley, in 1987. Since 1988, he has been working on superconductor devices and circuits at the School of Engineering, Nagoya University, Nagoya, Japan, where he is currently a Professor. His current research interests include single-flux-quantum circuits and their applications such as communication systems and


Hirotaka Terai received the B.E., M.E., and Ph.D. degrees in electronics engineering from Nagoya University, Japan, in 1991, 1993, and 1996, respectively.
In 1996, he joined the Fundamental Research Laboratories, NEC Corporation, Ltd., where he was engaged in the research of high-Tc superconducting devices and circuits. In 1997, he joined the National Institute of Information and Communications Technology, Kobe, Japan. His current research interests include circuit design, testing, and fabrication of LTS digital circuits.
Dr. Terai is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.


Nobuyuki Yoshikawa received the B.E., M.E., and Ph.D. degrees in electrical and computer engineering from Yokohama National University, Japan, in 1984, 1986, and 1989, respectively.

Since 1989, he has been with the Department of Electrical and Computer Engineering, Yokohama National University, where he is currently a Professor. His research interests include superconductive devices and their application in digital and analog circuits. He is also interested in single-elec-tron-tunneling devices and quantum computing devices.
Prof. Yoshikawa is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.


[^0]:    Manuscript received August 25, 2004; revised February 25, 2005. This paper was recommended by Associate Editor O. Mukhanov. This work was supported by the New Energy and Industrial Technology Development Organization under the Superconductors Network Device Project.
    Y. Hashimoto, S. Yorozu, and Y. Kameda are with the Superconductivity Research Laboratory, International Superconductivity Technology Center, Ibaraki 305-8501, Japan (e-mail: hasimoto@istec.or.jp; yorozu@istec.or.jp; kameda@istec.or.jp).
    A. Fujimaki is with Nagoya University, Nagoya 464-8603, Japan (e-mail: fujimaki@nuee.nagoya-u.ac.jp).
    H. Terai is with the National Institute of Information and Communications Technology, Kobe 651-2492, Japan (e-mail: terai@ nict.go.jp; terai@crl.go.jp). N. Yoshikawa is with Yokohama National University, Yokohama 240-8501, Japan (e-mail: yoshi@yoshilab.dnj.ynu.ac.jp).
    Digital Object Identifier 10.1109/TASC.2005.847487

